A Simulator for the Hydra CMP
نویسنده
چکیده
In recent years, Single Chip Multiprocessors have been gaining ground as alternatives to superscalar processor architectures. Comparisons [3] between CMPs and Superscalar Processors argue the case for chip multiprocessors through the results that super scalar architectures outperform CMPs of comparable die size and cost by only a small margin where coarse grained parallelism is not available. On the other hand, when coarse grained parallelism or a multiprogrammed workload is available, CMPs perform far better then super scalar processors.
منابع مشابه
The Stanford Hydra CMP
0272-1732/00/$10.00 2000 IEEE The Hydra chip multiprocessor (CMP) integrates four MIPS-based processors and their primary caches on a single chip together with a shared secondary cache. A standard CMP offers implementation and performance advantages compared to wide-issue superscalar designs. However, it must be programmed with a more complicated parallel programming model to obtain maximum p...
متن کاملWhy Build a Cmp?
The Hydra chip multiprocessor (CMP) integrates four MIPS-based processors and their primary caches on a single chip together with a shared secondary cache. A standard CMP offers implementation and performance advantages compared to wide-issue superscalar designs. However, it must be programmed with a more complicated parallel programming model to obtain maximum performance. To simplify parallel...
متن کاملInduction of secondary axis in hydra revisited: New insights into pattern formation
In 1909, several years before the famous `Organizer’ experiments of Spemann and Mangold, Ethel Browne demonstrated induction of a secondary axis in hydra by grafting a hypostome. Based on this and subsequent work, in the late sixties, Lewis Wolpert proposed the theory of morphogen gradients and positional information. We have studied secondary axis induction by hypostome and foot tissue using t...
متن کاملMemory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making use of a new simulator that we have called DCMPSIM and extends the Rice Simulator for ILP Multiprocessors (RSIM) with the functionality required to model a contemporary CMP in great detail. To better understand the b...
متن کاملDDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor
Potential increases for larger number of onchip processors. DDM-CMP is likely to have a large number of small embedded microprocessors Scheduling is often in data driven model of execution Thermal profiling information can be included during re-compilation We have developed: TSIC: Thermal Scheduling Simulator for Chip Multiprocessors to study the several alternatives The Scheduling algorithm de...
متن کامل